Design Automation for Timing-Driven Layout Synthesis (The Springer International Series in Engineering and Computer Science, #198)

by S. Sapatnekar and Sung-Mo (Steve) Kang

0 ratings • 0 reviews • 0 shelved
Book cover for Design Automation for Timing-Driven Layout Synthesis

Bookhype may earn a small commission from qualifying purchases. Full disclosure.

Moore's law [Noy77], which predicted that the number of devices in tegrated on a chip would be doubled every two years, was accurate for a number of years. Only recently has the level of integration be gun to slow down somewhat due to the physical limits of integration technology. Advances in silicon technology have allowed Ie design ers to integrate more than a few million transistors on a chip; even a whole system of moderate complexity can now be implemented on a single chip. To keep pace with the increasing complexity in very large scale integrated (VLSI) circuits, the productivity of chip designers would have to increase at the same rate as the level of integration. Without such an increase in productivity, the design of complex systems might not be achievable within a reasonable time-frame. The rapidly increasing complexity of VLSI circuits has made de- 1 2 INTRODUCTION sign automation an absolute necessity, since the required increase in productivity can only be accomplished with the use of sophisticated design tools. Such tools also enable designers to perform trade-off analyses of different logic implementations and to make well-informed design decisions.
  • ISBN13 9781461363934
  • Publish Date 4 October 2012 (first published 31 October 1992)
  • Publish Status Active
  • Publish Country US
  • Imprint Springer-Verlag New York Inc.
  • Edition Softcover reprint of the original 1st ed. 1993
  • Format Paperback
  • Pages 269
  • Language English