Wafer-Level Chip-Scale Packaging: Analog and Power Semiconductor Applications

by Shichun Qu and Yong Liu

0 ratings • 0 reviews • 0 shelved
Book cover for Wafer-Level Chip-Scale Packaging

Bookhype may earn a small commission from qualifying purchases. Full disclosure.

Analog and Power Wafer Level Chip Scale Packaging presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog technology and power device integration. The book covers in detail how advances in semiconductor content, analog and power advanced WLCSP design, assembly, materials and reliability have co-enabled significant advances in fan-in and fan-out with redistributed layer (RDL) of analog and power device capability during recent years. Since the analog and power electronic wafer level packaging is different from regular digital and memory IC package, this book will systematically introduce the typical analog and power electronic wafer level packaging design, assembly process, materials, reliability and failure analysis, and material selection. Along with new analog and power WLCSP development, the role of modeling is a key to assure successful package design. An overview of the analog and power WLCSP modeling and typical thermal, electrical and stress modeling methodologies is also presented in the book.
  • ISBN13 9781493954384
  • Publish Date 23 August 2016 (first published 1 January 2014)
  • Publish Status Active
  • Publish Country US
  • Imprint Springer-Verlag New York Inc.
  • Edition Softcover reprint of the original 1st ed. 2015
  • Format Paperback
  • Pages 322
  • Language English