5 books
Writing Testbenches Using System Verilog
Writing Testbenches using SystemVerilog
Verification Methodology Manual for Systemverilog
Writing Testbenches: Functional Verification of HDL Models
Writing Testbenches