3 books
Using VLSI to Reduce Serialization and Memory Traffic in Shared Memory Parallel Computers
TLB Consistency on Highly-Parallel Shared-Memory Multiprocessors
Designing VLSI Network Nodes to Reduce Memory Traffic in a Shared Memory Parallel Computer