Compilation Techniques for Reconfigurable Architectures

by Joao M.P. Cardoso and Pedro C. Diniz

0 ratings • 0 reviews • 0 shelved
Book cover for Compilation Techniques for Reconfigurable Architectures

Bookhype may earn a small commission from qualifying purchases. Full disclosure.

The extreme ?exibility of recon?gurable architectures and their performance pot- tial have made them a vehicle of choice in a wide range of computing domains, from rapid circuit prototyping to high-performance computing. The increasing availab- ity of transistors on a die has allowed the emergence of recon?gurable architectures with a large number of computing resources and interconnection topologies. To - ploit the potential of these recon?gurable architectures, programmers are forced to map their applications, typically written in high-level imperative programming l- guages, such as C or MATLAB, to hardware-oriented languages such as VHDL or Verilog. In this process, they must assume the role of hardware designers and software programmers and navigate a maze of program transformations, mapping, and synthesis steps to produce ef?cient recon?gurable computing implementations. The richness and sophistication of any of these application mapping steps make the mapping of computations to these architectures an increasingly daunting process. It is thus widely believed that automatic compilation from high-level programming languages is the key to the success of recon?gurable computing. This book describes a wide range of code transformations and mapping te- niques for programs described in high-level programming languages, most - tably imperative languages, to recon?gurable architectures.
  • ISBN13 9781441935106
  • Publish Date 29 October 2010 (first published 20 October 2008)
  • Publish Status Active
  • Publish Country US
  • Imprint Springer-Verlag New York Inc.
  • Edition Softcover reprint of hardcover 1st ed. 2009
  • Format Paperback
  • Pages 223
  • Language English